Normal view MARC view ISBD view

INTRODUCTORY VHDL FROM SIMULATION TO SYNTHESIS

YALAMANCHILI S.

INTRODUCTORY VHDL FROM SIMULATION TO SYNTHESIS Textual Documents - 01-01-2005 - PEARSON EDUCATION, DELHI - XIX/401 24 X 18

9388

ISBN: PAPER BACK

Subjects--Index Terms: VLSI DESIGN (B.E.)

Dewey Class. No.: / YAL

Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)