Baker J. R.,

CMOS Circuit Design, Layout and Simulation Ieee press series Textual Documents - New Delhi Wiley India Pvt. Ltd., 2013 - xxxiii/1038: paper back; 23*15.

9788126520374

Dig.Logic design

621.39732 / BAK