Digital Logic State Machine Design - Kanetkar Y. (Delhi PHI, 2006)