Normal view MARC view ISBD view

CHIP DESIGN FOR SUBMICRON VLSI CMOS LOYOUT AND SIMULATION

VYEMURA J

CHIP DESIGN FOR SUBMICRON VLSI CMOS LOYOUT AND SIMULATION - 1 - NEW DELHI CENGAGE 2018 - XVI/411

ISBN: 9788131501955

Subjects--Topical Terms:
NULL

Dewey Class. No.: 621.315/VYE

Place hold
Print
Add to your cart (remove)
Suggest for purchase
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)