Amazon cover image
Image from Amazon.com

CHIP DESIGN FOR SUBMICRON VLSI CMOS LOYOUT AND SIMULATION

By: Material type: TextTextLanguage: ENGLISH Publication details: NEW DELHI CENGAGE 2018Edition: 1Description: XVI/411ISBN:
  • 9788131501955
Subject(s): DDC classification:
  • 621.315/VYE
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Home library Call number Materials specified Status Date due Barcode
Book Book College of Engineering, Pune College of Engineering, Pune 621.315/VYE (Browse shelf(Opens below)) Checked out 18/11/2024 ECP-P-6208

There are no comments on this title.

to post a comment.

Powered by Koha